Antimony tilt implantation has been utilized for source and drain extension formation of 100-nm gate-length MOSFETs. The tilt implantation is a very convenient method to provide adequate overlap between the extensions and a gate electrode . MOSFET drive current was effectively improved by the tilt implantation without degrading short channel effects.
INTRODUCTION
Shallow and low resistive source and drain extensions are essential parts for scaled MOSFETs. Deep extensions and high resistive extensions lead to degradation in short channel effects and decrease in drive current, respectively. From a device fabrication point of view, control of overlap between the extensions and gates is also a critical issue. Adequate overlap length is necessary to prevent a current crowding effect and obtain sufficient drain current. However, excess overlap length gives rise to increase in overlap capacitance, gate leakage current due to direct tunneling at off state and GIDL (Gate Induced Drain Leakage) current. These problems increases gate propagation delay or power dissipation. Thompson et al. utilized the offset spacer for extension implantation to obtain various overlap length and to investigate the influences on device characteristics [1] . They indicated that adjustment of overlap length was a trade-off issue between drive current and parasitic capacitance. Offset spacer is currently the most popular method to optimize p + extension overlap in 90-nm technology-node [2, 3] . Because combination of B + implantation and RTA gives rise to relatively large lateral diffusion, the offset spacer is suitable for pMOSFETs fabrication. MOSFETs after 90-nm technology-node require junctions shallower than 30 nm [4] . The sidewall spacer must be naturally much thinner than junction depth. This means the sidewall spacer method will be very sensitive as the progress of MOSFET scaling.
In this work, we have utilized tilt implantation for extension formation. In this technique, overlap length is modified by implantation angle. If the lateral diffusion during annealing proc ess is large, the tilt implantation will not be effective to modify the overlap length. Therefore, tilt implantation is suitable for low diffusive dopants. Though extension formation by tilt implantation is not popular, there is a report about asymmetric extension formation by tilt implantation [5] .
Antimony implantation technique that has significant features as a shallow junction formation method was utilized in this work. Antimony is suitable for n + extension formation because of its heavy mass and low diffusive nature. We have reported 20 nm junction formations with Sb + implantation and conventional RTA method [6, 7] . Very low sheet resistance, 260 /sq. was obtained for such ultra-shallow junctions. Different from B and As that are ordinarily used for extension formation, Sb junction depth is not dominantly defined by diffusion during activation annealing but by implanted depth. Hence, the overlap length of Sb extensions can be modified simply by implantation angle with good controllability. Effectiveness of the tilt implantation will be shown with fabricated MOSFETs characteristics. Relationships between overlap length and device characteristics are also discussed with SIMS depth profiles and process and device simulation.
DOPANT PROFILE
Two-dimensional Sb profiles around the gate edge just after the implantation were obtained with the process simulator TSUPREM4. Figures 1 (a) and (b) represent simulated two-dimensional Sb profiles for vertical (0 o ) and tilt (30 o ) implantation, respectively. As shown in Figure 1 (b) , the 30 o tilt implantation leads to 15 nm overlap defined with contour for Sb concentration of 1x10 18 cm -3 , while only 2. 5 nm overlap is obtained in the vertical case as shown in Figure 1 (a). In addition, improvement in surface Sb concentrations by the tilt implantation from less than 1x10 19 cm -3 to 1x10 20 cm -3 at the gate edge is also noteworthy.
DEVICE FABRICATION AND CHARACTERISTICS
We have fabricated n-MOSFETs with the Sb extensions to evaluate the influence of overlap length. Gate oxide thickness was 2 nm and gate lengths were in the range of 50 nm to 20 m. Sb was implanted into Si with the same conditions as those for Figs. 1 (a) and (b) . The most heavy thermal treatment process was annealing for Ti silicidation at 850 o C for 60 s. Figure 2 (a) shows Sb SIMS depth profiles for as implanted and after annealing. Screen oxide thickness, implantation energy and implantation dose were 5 nm, 10 keV and 3x10 14 cm -3 . The Sb depth profile after annealing at 850 o C for 60 s is almost same as the as-implanted profile. Simulated profile in Fig. 1 (a) agrees well with this SIMS profile. Figure 2 (b) shows Sb SIMS depth profiles for 0 o and 30 o implantation after 850 o C 60 s annealing. Profile for 30 o is very similar to 0 o except for small change in effective projection range due to the angle difference. Redistribution of Sb by RTA is mainly observed at high concentration region where Sb concentration is larger than 10 19 cm -3 . Variation in junction depth by RTA that is defined at 1x10 18 cm -3 is very small. So we can expect the overlap length is controlled by the tilt angle. Figure 3 Fig. 1 , metallurgical gate length (L met ) is estimated to be about 95 nm for both cases. Figure 3 (b) shows I D -V G characteristics for long channel (L met ~ 945 nm) MOSFETs. In the case of the short channel devices in Fig. 3(a) , FET oncurrent Ion (I D @ V G =V D =1.5 V) is much improved by the tilt implantation. On the other hand, in the case of the long channel devices in Fig. 3(b) , Ion for 30 o and 0 o are almost same. As L met is reduced, channel resistance in general decreases. This enhances current reduction due to overlap resistance in the short channel devices. Threshold voltage roll-off due to drain induced barrier lowering in the short channel devices is about 70 mV for both 0 o and 30 o devices. Increase in GIDL by the tilt implantation was not observed under the practical gate bias condition, as shown in Fig. 3. Figure 4 shows relationship between threshold voltage and L met . Threshold voltage roll-off for 0 o and 30 o agrees well. As described with Fig. 2 (b) , junction depth is not affected by the implantation tilt angle. Since device parameters other than the tilt implantation angle are common for both 0 o and 30 o devices, the coincident roll-off characteristics shown in Fig. 4 is understood to be natural. Figure 5 shows comparison of current drive performance between device simulator MEDICI and fabricated MOSFETs. In this simulation, L met was 95 nm and Overlap length were modified in the range of -25 nm to 25 nm. Reduction in Ion due to small overlap is more significant in fabricated MOSFETs than simulated results. To explain this discrepancy, the Sb concentration at the Si surface is considered. Figure 6 shows simulated Sb depth profile after annealing [8] . Implantation energy and dose were 10 keV and 3x10 14 cm -3 . Annealing temperature and time were 850 o C and 30 min, respectively. Sb forms pileup at the Si surface (or SiO2/Si interface). We have assumed that Sb is trapped at the surface in the simulation. The trapped Sb is observed as a pileup in SIMS profiles. The pileup is not clearly observed in Fig. 2 . However, profile peak shift towards the surface by annealing is attributed to the pileup formation. The trapped Sb atoms is considered to be electrically inactive [6] . Therefore, the trapped Sb should be subtracted, as shown in Fig. 6 for the discussion of electrical characteristics. The pileup Sb is shown as a delta function at the Si surface in the figure. The Sb concentration underneath the surface shows reduction in concentration. Since the annealing conditions for the fabricated MOSFETs and simulated results in Fig. 6 are not same, quantitative amount of Sb at the surface for fabricated MOSFETs is not obtained yet. The influence of reduction in the surface Sb concentration is qualitatively explained with Fig. 7 . In this figure, Sb concentration underneath the Si surface is assumed to reduce to 1/4 by annealing. The lateral shift of concentration contour due to the surface concentration reduction is illustrated by broken lines in Fig. 7 . Reduction in overlap length due to the shift for the 0 o implantation is larger than the 30 o case. Though the as -implanted profile for the 0 o implantation is Gaussian-like , that for the 30 o implantation has a plateau-like peak as shown in Fig. 2 . This leads to the large lateral shift for the 0 o case, in other words, large reduction in overlap length and large drain current reduction shown in Fig. 5 .
COMPARISON WITH SIMULATED DATA

SUMMARY
In this work, the Sb tilt implantation was demonstrated by effective gate-extension overlap control. Current drive performance was improved by the tilt extension implantation. By this technique, ultra shallow junction with moderate overlap length can be formed with no complicated additional processes. 
